 |
Your search returned 12 records. Click on the hyperlinks to view further details of Titles.. |
|
Magazine Name : Ieee Transactions On Computers
|
Year : 1982 Volume number : 31 Issue: 03 |
Comments On "Magnetic Bubble Memory Architectures For Supporting Associative Searching Of Relational Databases"
(Article)
Subject:
Magnetic
,
Bubbles
,
Memory
,
Architecture
Author:
Noel R.
Strader Ii
page:
165
-
166
Deadlock-Free Systems For A Bounded Number Of Processes
(Article)
Subject:
Algorithm Complexity
,
Deadlock
,
Np-Complete
,
Operating System
Author:
Tohihide
Ibaraki
Tsunehiko
Kameda
page:
188
-
193
The Orderly Resolution Of Memory Access Conflicts Among Competing Channel Processes
(Article)
Subject:
Petri Nets
,
Synchronization
,
Channel Processors
,
Memory Access Conflicts
Author:
Werner E.
Kluge
Kurt
Lautenbach
page:
194
-
207
Parallel Processing Approaches To Image Correlation
(Article)
Subject:
Algorithms
,
Convolution
,
Image Processing
,
Image Correlation
Author:
Howard Jay
Siegel
Leah J.
Siegel
page:
208
-
218
Dense Trivalent Graphs For Processor Interconnection
(Article)
Subject:
Cubic Graphs
,
Interconnection Topology
,
Multicomputer
,
Undirected Graphs
Author:
Will E.
Leland
Marvin H.
Solomon
page:
219
-
222
Hardware Specification With Temporal Logic: An Example
(Article)
Subject:
Arbiter
,
Design Verification
,
Hardware Verification
,
Logic Design
Author:
Gregor V.
Bochmann
page:
223
-
231
A Data Structure For Parallel L/U Decomposition
(Article)
Subject:
Parallel Processing
,
Tearing Strength
,
Sparse Matrices
,
Task Graphs
Author:
H.G.M.
Kees
Jochen A.G.
Jess
page:
231
-
239
Markov Models For Multiple Bus Multiprocessor Systems
(Article)
Subject:
Markov Chain Models
,
Multiprocessing Systems
,
Performance Evaluation
,
Simulation
Author:
M. Ajmone
Marsan
Mario
Gerla
page:
239
-
248
Optimal Design Of Multilevel Storage Hierarchies
(Article)
Subject:
Optimization
,
Performance Evaluation
,
Queueing Network Simulation
,
Capacity Selection
Author:
Kishor S.
Trivedi
Robert M.
Geist
page:
249
-
260
A Regular Layout For Parallel Adders
(Article)
Subject:
Addition
,
Area Time Complexity
,
Carry-Lookahead Adder (Cla)
,
Circuit Design
Author:
H. T
Kung
Richard P.
Brent
page:
260
-
264
Comments On "Decomposition Of Permutation Networks"
(Article)
Subject:
Computer Complexity
,
Edge Coloring
,
Matrix Decomposition
Author:
Marek
Kubale
page:
265
-
265
Counting And Reporting Intersections Of D-Ranges
(Article)
Subject:
Bounding
,
Computational Geometry
,
Data Structures
,
Rectangles
Author:
Hans W.
Six
Derick
Wood
page:
81
-
87
|
|
| | |
